Epson CMOS 32-Bit Single Chip Microcomputer S1C33L03 Instrukcja Użytkownika Strona 177

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 181
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 176
APPENDIX INSTRUCTION CODE LIST (IN ORDER OF CODES)
S1C33 FAMILY C33 PE CORE MANUAL
EPSON
169
Appendix Instruction Code List (in Order of Codes)
Class 0 (1)
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
1
0
0
0
0
0
0
0
1
1
1
0
0
1
0
0
1
1
0
0
1
1
0
0
1
0
0
1
0
1
0
0
1
1
1
0
1
0
1
0
1
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
nop
slp
halt
pushn %rs
popn %rd
jpr %rb
jpr.d %rb
brk
retd
int imm2
reti
call %rb
ret
jp %rb
call.d %rb
ret.d
jp.d %rb
15
Class
op1
imm2,rd,rs,rb
op2
d
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Mnemonic
Extension
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
Delayed S
0
0
rs
rd
rb
rb
rb
rb
rb
rb
imm2
1
5
5
N+1
N+1
3
2
9
5
7
5
4
4
3
3
3
2
Cycle
Class 0 (2)
×
×
×
×
×
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
1
1
0
1
0
1
1
0
0
0
0
0
1
1
1
1
1
0
0
0
0
push %rs
pop %rd
pushs %ss
pops %sd
ld.cf
15
Class
op1
rs,rd,ss,sd
op2
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Mnemonic
Extension
×
×
×
×
×
Delayed S
0
1
rs
rd
ss
sd
2
1
2(alr),3(ahr)
2(alr),3(ahr)
3
Cycle
Class 0 (3)
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
jrgt sign8
jrgt.d sign8
jrge sign8
jrge.d sign8
jrlt sign8
jrlt.d sign8
jrle sign8
jrle.d sign8
jrugt sign8
jrugt.d sign8
jruge sign8
jruge.d sign8
jrult sign8
jrult.d sign8
jrule sign8
jrule.d sign8
jreq sign8
jreq.d sign8
jrne sign8
jrne.d sign8
call sign8
call.d sign8
jp sign8
jp.d sign8
15
Class
op1
sign8
d
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Mnemonic
Extension
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
Delayed S
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
sign8
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
3
2
4
3
3
2
Cycle
Przeglądanie stron 176
1 2 ... 172 173 174 175 176 177 178 179 180 181

Komentarze do niniejszej Instrukcji

Brak uwag