Epson CMOS 32-Bit Single Chip Microcomputer S1C33L03 Instrukcja Użytkownika Strona 168

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 181
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 167
7 DETAILS OF INSTRUCTIONS
160
EPSON
S1C33 FAMILY C33 PE CORE MANUAL
srl %rd, %rs
Function
Logical shift to the right
Standard) Shift the content of rd to right as many bits as specified by rs (0 to 31), MSB
0
Extension 1) Unusable
Extension 2) Unusable
Code
15 12 11 8 7 4 3 0
1 0 0 0 1 0 0 1
r s r d
0x89__
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Flag
IE C V Z N
|
|
|
|
Mode
Src: Register direct %rs = %r0 to %r15
Dst: Register direct
%rd = %r0 to %r15
CLK
One cycle
Description
(1) Standard
The rd register is shifted as shown in the diagram below. The number of bits to be shifted can be
specified in the range of 0 to 31 by the 5 low-order bits of the rs register. Data 0 is placed in
the most significant bit of the rd register.
31
rd register
(after execution)
0
0
0
(2) Delayed instruction
This instruction may be executed as a delayed instruction by writing it directly after a branch
instruction with the d bit included.
Przeglądanie stron 167
1 2 ... 163 164 165 166 167 168 169 170 171 172 173 ... 180 181

Komentarze do niniejszej Instrukcji

Brak uwag