Epson S1C6200A Dokumentacja Strona 117

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 249
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 116
S1C62740 TECHNICAL HARDWARE EPSON I-105
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (SVD Circuit)
SVDDT:
SVD data
(FFHD1)
This is the result of supply voltage detection.
When "0" is read: Supply voltage (V
DDA–VSSA) Criteria voltage
When "1" is read: Supply voltage (V
DDA–VSSA) < Criteria voltage
Writing: Invalid
The result of supply voltage detection at time of SVDON is set to "0"
can be read from this register.
At initial reset, SVDDT is set to "0".
Programming notes
(1) To obtain a stable SVD detection result, the SVD circuit must
be on for at least l00 µsec. So, to obtain the SVD detection
result, follow the programming sequence below.
Set SVDON to "1"
Maintain for 100 µsec minimum
Set SVDON to "0"
Read SVDDT
However, when f
OSC1 is selected for CPU system clock, the
instruction cycles are long enough, so there is no need to worry
about maintaining 100 µsec for SVDON = "1" in the software.
(2) The SVD circuit should normally be turned OFF as the con-
sumption current of the IC becomes large when it is ON.
Przeglądanie stron 116
1 2 ... 112 113 114 115 116 117 118 119 120 121 122 ... 248 249

Komentarze do niniejszej Instrukcji

Brak uwag